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Abstract- In this paper, the performance of a self-powered 
unipolar gate driver supply circuit for power devices is studied, 
with the aim of analyzing the viability of using such circuits in 
high voltage applications with discrete components. A simplified 
model of the circuit, capturing the essential features, is 
proposed, from which practical design guidelines are provided 
to optimize the overall circuit performance. These design 
guidelines allow a proper component selection that can result in 
significant improvements in the circuit performance. 
Experimental results of typical parameters characterizing the 
turn-on and turn-off transients, including the turn-on and turn-
off energy loss, are provided for a wide range of current values 
and different gate resistances. The results are compared to those 
obtained using a conventional gate driver power supply. 
I. INTRODUCTION 
In many power electronics applications, the topologies 
involved include a number of power switches. Each power 
switch requires a gate driver and the corresponding gate 
driver power supply (GDPS), in many cases with galvanic 
isolation. The conventional use of external GDPS (EGDPS) 
often involves small dc-dc power supplies with high-
frequency transformers. These solutions present drawbacks 
such as finding an appropriate dc voltage source to extract the 
energy, the size of the circuits itself, or even electromagnetic 
compatibility issues, since the voltage of large conductor 
surfaces oscillates at high frequency with respect to ground, 
introducing common mode electromagnetic paths through the 
gate drive circuitry where significant current may flow, 
affecting its performance. 
Bootstrap power supplies based on the charge pump 
concept are an alternative [1], [2]. But, again, an appropriate 
dc voltage source to extract the energy is needed. 
Additionally, there is no galvanic isolation between the high-
power stage and the low-power dc voltage source, and these 
circuits introduce functionality limitations such as (in a half-
bridge configuration): top-side switch GDPS is dependent on 
bottom-side switch control, no permanent on state of the top 
switch is possible, no permanent off state of the bottom 
switch is possible (both switches cannot be off permanently), 
and there is a minimum on time of the bottom switch to 
charge the top switch GDPS capacitance. 
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Several self-powered supply circuits connected across the 
power switch overcoming the above limitations are proposed 
in the literature. In [3], for instance, a resonant circuit 
topology is employed. In [4]-[8], topologies that can be 
monolithically integrated within the main power switch are 
investigated. Fig. 1 presents one of such topologies. Metal-
oxide semiconductor field-effect transistors (MOSFETs) of 
the same technology and voltage rating (600 V CoolMOS) 
are considered here as the main (Sm) and auxiliary (Sa) 
devices. Currently, no commercial power switch with an 
integrated GDPS circuit is available. Nowadays, a viable use 
of these circuits in most applications calls for a discrete 
component implementation. This paper investigates the 
performance of such circuit when implemented with discrete 
components, and its design optimization, to determine the 
feasibility of using it in high voltage applications. 
The paper is organized as follows. Section II reviews the 
operation principle of the circuit. Section III presents the 
circuit design guidelines and design optimization, from the 
analysis of a simple model of the circuit. Section IV presents 
the analysis of the experimental performance of two proposed 
designs as compared to the performance of a conventional 
EGDPS. Finally, Section V outlines the conclusions. 
II. GATE DRIVER POWER SUPPLY OPERATION PRINCIPLE 
In the circuit of Fig. 1, capacitor Cs stores the energy 
necessary to power the main power switch Sm gate driver. 
When the current im is positive at the Sm turn-off transition, 
this energy is obtained from the energy that is otherwise lost 
during this transition. If im is not positive, the energy will be 
obtained from the dc voltage source connected across the 
switch during its off state, with a low conversion efficiency 
(equal to VCs/Vdc) for high dc-source voltages (Vdc). Thus, this 
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Fig. 1.  Internal gate driver power supply (IGDPS) circuit. 
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circuit is especially interesting in applications with im > 0 at 
Sm turn-off. During the turn-off process, part of the current 
initially flowing through the main switch flows through the 
auxiliary switch Sa charging capacitor Cs. The zener diode Dz, 
polarized by diode Dp, limits the value of vCs and the blocking 
diode Db prevents the discharging of Cs when Sm is on. In a 
discrete implementation of the GDPS circuit, it is convenient 
to replace Dp by a resistor Rp to better control the polarizing 
current thorough Dz. 
Sm and Sa typically share the resulting turn-off loss. 
III. CIRCUIT DESIGN 
A. General Considerations 
The performance of the selected circuit varies significantly 
depending on the component selection, especially in high 
voltage applications. The main goal is to achieve the 
capacitor Cs recharge as fast as possible during turn-off, while 
the main switch voltage vds_m is still low, to maximize the 
efficiency of the charging process. 
The auxiliary device Sa is selected to be of the same device 
technology and voltage rating as Sm. At the beginning of the 
Sm turn-off transient, Sa turns-on mainly due to the current 
flowing through the parasitic capacitances Cdg_a and Cgs_a. 
Therefore, a high Cdg_a/Cgs_a ratio is desired, to avoid a 
significant increase of vds_a before the charging process 
begins. Alternatively, an external capacitor can be added to 
increase Cdg_a, but its value will be limited by the maximum 
effective output capacitance (across dm and sm) of the circuit 
in Fig. 1 for the application (this constraint is typical if zero 
voltage switching at turn-on is pursued). Switch Sa average 
current will be typically very low, since it is only conducting 
during the turn-off transients, although it may have to 
withstand a significant peak current during the charging 
process. 
Diodes Dz and Db, and capacitor Cs are low voltage 
components. It is desired that the zener current of Dz be as 
low as possible in order to minimize the losses in the 
polarization resistor Rp (replacing Dp in Fig. 1). A Schottky 
diode is a meaningful choice for Db. 
B. Auxiliary Circuit Model 
The performance of the circuit is strongly dependent on the 
design of the red loop in Fig. 1. This loop can be modeled as 
a series RLC circuit with a diode, as shown in Fig. 2. 
The variables in Fig. 2 are defined as 
Ve = Vz – Vth_Sa – Vth_Db 
Re = 1/Gm + RDb + RCs 
Le = LSa + LDb + LCs + Llayout 
Ce = Cs 
(1)
where Vz is the zener voltage, Vth_Sa is the gate-to-source 
conduction threshold voltage of Sa, Vth_Db is the conduction 
threshold voltage of Db, Gm is the transconductance of Sa, RDb 
is the equivalent series on resistance of Db, RCs is the 
equivalent series resistance of Cs, LSa is the parasitic source 
inductance of Sa, LDb is the parasitic inductance of Db, LCs is 
the parasitic inductance of Cs, and Llayout is the loop parasitic 
inductance. 
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Fig. 2.  Equivalent circuit of the red loop in Fig. 1. 
The circuit in Fig. 2, omitting the diode, is governed by the 
second-order differential equation 
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and A, B, C, D, E, F are constant values dependent on the 
boundary conditions. 
The initial value of the charging current is ie(0) = 0. The 
initial value of its first derivative is i′e(t) = [Ve – vCe(0)] / Le, 
where vCe(0) is the value of vCs at the beginning of the turn-
off process. In all three possible cases, ie(t) first increases and 
then falls towards zero. During this stage, since ie(t)  0, the 
solutions of (2) also describe the behavior of the circuit in 
Fig. 2, which includes an ideal diode. 
As the channel of Sm closes, the portion of the current that 
can not flow through the Sm and Sa channels will flow 
through the parasitic capacitances of Sm and Sa, increasing 
voltages vds_m and vds_a, therefore decreasing the efficiency of 
the recharging process. Thus, it is desirable that the auxiliary 
circuit produces a recharge of the GDPS capacitor Cs as fast 
as possible. 
C. Design Optimization 
In order to avoid an exponential decay of the current at the 
end of the charging process, with small but positive values of 
the current when vds_m has already reached its off state value, 
therefore producing significant losses at Sa, especially in high 
voltage applications, it is better to operate the circuit in the 
underdamped mode. In this case, the current will quickly 
reach a zero value, defining the end of the recharging process. 
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The diode in Fig. 2 will then prevent the current from 
oscillating around zero as usual in the underdamped mode. 
From (5)-(8), to produce an underdamped recharge process 
as fast as possible, it is clear that Re and Ce must take a 
minimum value, therefore guaranteeing that  < 0 and 
maximizing the value of c. An appropriate selection of Sa, 
Db and capacitor Cs will produce a minimum value of Re. To 
minimize the value of Ce = Cs, the maximum zener voltage 
value possible, defined by the maximum input voltage rating 
of the gate driver, will have to be selected. This is because 
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where Qg is the gate charge of Sm, Qloss is the charge lost in 
the gate driver, and Vgs_min is the minimum gate-to-source 
voltage of Sm in on state. 
Fig. 3 shows the variation of c as a function of Le in a 
particular case (Re = 250 m, Ce = 22 nF). The curve presents 
a maximum at  .1;2 eec_ope2ee_op CRCRL   (10)
This is the optimum value of the equivalent inductance, 
from the point of view of recharging time, which will be 
typically much lower than the parasitic value in a discrete 
component implementation. Therefore, better performance 
should be expected from an implementation within a module 
or a monolithically integrated implementation. 
In Fig. 4, the waveforms of ie and vCe are plotted for several 
values of Le. As can be seen, the duration of the charging 
process (period of time where ie > 0) decreases as the value of 
Le decreases. The minimum value is obtained for Le = 1 nH. 
For lower values of inductance, the circuit enters into the 
overdamped mode, and ie decays exponentially over a long 
period of time. This extended period where ie > 0 will 
produce significant losses since vds_m will have reached its 
permanent off state value. On the other hand, it is interesting 
to note that in the underdamped condition, voltage vCe reaches 
a value beyond the threshold voltage for which Sa starts to 
conduct in the off state. This extra charge injected into Ce will 
allow to feed the gate driver during the off state with Sa off 
and therefore avoiding the low conversion efficiency of the 
recharging process at the Sm off state under high vds voltages. 
As it can be observed in Fig. 4, there is a tradeoff between the 
recharging time and the amount of extra charge injected; i.e., 
large values of Le will lead to significant extra charge and 
long recharging times while small values of Le will lead to 
short recharging times and small extra charge. 
The duration of the charging process can be estimated as  .sccharge T  (11)
In general, a good performance of the circuit (no increase 
in the turn-off losses compared to the EGDPS case) will be 
achieved roughly if Tcharge is lower than the turn-off transition 
time (time for vds_m to rise plus time for im to fall) with an 
EGDPS at the maximum load current value. This is a 
conservative design guideline. 
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Fig. 3.  Variation of c as a function of Le (Re = 250 m, Ce = 22 nF). 
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Fig. 4.  Simulated ie and vCe for Ve = 23 V, Re = 250 m, Ce = 22 nF, and different values of Le. (a) Panoramic view. (b) Zoom view. 
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IV. EXPERIMENTAL RESULTS 
The performance of the IGDPS circuits designed has been 
evaluated in the topology presented in Fig. 5. A 600 V, 46 A 
CoolMOS device is selected as the main power MOSFET. A 
1200 V, 15 A SiC Schottky diode is connected across the 
boost inductor. The circuit is initially operated with a 
conventional EGDPS. The EGDPS generates a driving 
voltage Vs = 12 V. Then, the EGDPS is replaced by the 
IGDPS in Fig. 1 (replacing Dp by resistor Rp), and two 
possible designs are tested (IGDPS1 and IGDPS2). The 
components of these two designs are specified in Table I, and 
their equivalent circuit parameters are specified in Table II. 
Two values of the gate resistance are employed: Rg = 10  
and Rg = 5 . 
 
 
TABLE I 
IGDPS COMPONENTS 
Component IGDPS1 IGDPS2 
Sa SPP04N60C3 (650 V, 4.5 A) SPP011N60C3 (650 V, 11 A) 
Dz DDZ9705 (18 V @ 50 A)  DDZ9711 (27 V @ 50 A)  
Db 10BQ040 (40 V, 1 A) V8P10 (100 V, 8A) 
Rp 300 k 300 k 
Cs 68 nF MKP 22 nF MKT 
 
 
TABLE II 
IGDPS PARAMETERS 
Parameter IGDPS1 IGDPS2 
Ve 14 V 23 V 
Re 450 m 250 m 
Le 20 nH 20 nH 
Ce 68 nF 22 nF 
Tcharge 127 ns 67 ns 
Fig. 6 depicts a burst of switching transitions at low iL 
current levels for both IGDPS designs. The GDPS capacitor 
voltage vCs decreases at turn-on to charge the gate of Sm and 
is recharged at turn-off. Voltage vCs oscillation is larger in the 
case of IGDPS2 (17 V versus 4 V, approximately), because a 
higher zener voltage and lower capacitance Cs have been 
selected. It is interesting to note that in the case of IGDPS1, 
and after the turn-off transition, vCs reaches a value lower than 
the value corresponding to a permanent off state (the initial 
value in Fig. 6(a)). This means that after the turn-off 
transition, capacitor Cs will continue to be charged through 
Sa, because it has not yet reached the final steady-state value. 
Since during this process vds_m = Vdc, the efficiency of this 
final charge stage will be low, especially for high Vdc 
voltages. Instead, in the case of IGDPS2, at the end of the 
turn-off transition voltage vCs reaches a value higher than the 
initial. An extra charge is injected into Cs, that will allow 
powering the gate driver during the off state for a period of 
time before the polarizing branch of the circuit in Fig. 1 
forces Sa to conduct a current to recharge Cs. This 
significantly improves the overall efficiency of the circuit. 
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Fig. 5.  Test circuit with EGDPS: Vdc = 300 V, Sm: APT47N60BCFG (600V, 
46 A CoolMOS), D: IDH15S120 (1200 V, 15 A SiC Shottky), Vs = 12 V. 
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Fig. 6.  Relevant waveforms under repetitive switching at low iL current values. (a) IGDPS1. (b) IGDPS2. 
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Fig. 7 presents detailed turn-off waveforms at iL = 6 A. In 
the case of IGDPS1, since the maximum current that the 
auxiliary circuit can take is lower than 3 A and Tcharge is too 
high, a current tail appears at the end of the turn-off 
transition, significantly increasing the turn-off losses (92 J) 
in comparison with the EGDPS case (27 J). In IGDPS2, the 
performance clearly improves, producing a total turn-off loss 
of 38 J. Note that the current fall time in Fig. 7(d) is similar 
to the current fall time in Fig. 7(b), despite using a higher 
value of the gate resistance. An IGDPS has an effect of 
speeding up the turn-off transition compared to an EGDPS 
with the same value of Rg. 
Fig. 8 presents detailed turn-off waveforms at iL = 20 A. At 
high currents, IGDPS1 does not perform well because Sa 
cannot properly turn-on during the Sm turn-off transient. At 
the beginning of the turn-off process, the current that stops 
flowing through the Sm channel exceeds the maximum 
current that can flow through Cs, according to the analysis of 
the equivalent circuit in Fig. 2. The excess in current will 
have to flow through the parasitic capacitances of the circuit 
(Sm, Sa, D…). In particular, the current flowing through the 
parasitic capacitances of Sa will have to flow through Dz. On 
one hand, part of the current will flow through Cdg_a and Dz. 
On the other hand, part of the current will flow through Cds_a, 
Cgs_a, and Dz. The later path will produce a decrease of the Sa 
gate charge, delaying the turn-on of Sa, which will occur after 
the Sm turn-off transient has already finished (Cgs_a will be 
recharged slowly through Rp). In the case of IGDPS2, instead, 
due to a higher current limit through Cs, the recharge of Cs is 
accomplished satisfactorily before the end of the switching 
transition, producing a total turn-off loss lower than in the 
EGDPS with the same value of Rg. This reduction in turn-off 
loss is due to the reduction of the current fall time that the 
IGDPS produces as compared with an EGDPS. 
Fig. 9 presents the results of the turn-on and turn-off 
performance of all cases tested. Several parameters are 
plotted as a function of the switched current iL to characterize 
these two switching transitions. For the turn-on transition, the 
parameters are: 
1) td(on): Time elapsed from vgs_m = 1.2 V to iT = 0.1·iL. 
2) tr: Time elapsed from iT = 0.1·iL to iT = 0.9·iL. 
3) Eon: Energy lost from iT = 0.05·iL to vds_m = 0.05·Vdc. 
For the turn-off transition, the parameters are: 
1) td(off): Time elapsed from vgs_m = 10.8 V to iT = 0.9·iL. 
2) tf: Time elapsed from iT = 0.9·iL to iT = 0.1·iL. 
3) Eoff: Energy lost from vgs_m = 10.8 V to iT = 0. 
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Fig. 7.  Detailed turn-off waveforms at iL = 6 A. (a) EGDPS, Rg = 10 . (b) EGDPS, Rg =5 . (c) IGDPS1, Rg = 10 . (d) IGDPS2, Rg = 10 . 
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The turn-on transition is much faster with an IGDPS, 
because the effective GDPS voltage for turn-on is higher than 
with an EGDPS (Vs = 12 V), producing lower turn-on losses. 
For instance, the effective Vs in the case of IGDPS2 has a 
value in between 12 V and 30 V. If a slower turn-on 
transition is desired to avoid current spikes, Rg can be 
increased. 
With regard to the turn-off transition, it is interesting to 
note that the IGDPS2 design presents lower Eoff than the 
EGDPS design at Rg = 10  due to lower values of tf. 
However, this advantage is lost as we reduce the value of Rg 
(speeding up the turn-off transition). Another drawback of the 
IGDPS is that td(off) presents a higher value and a wider 
variation than in the EGDPS case, which may increase the 
complexity in determining blanking times for complementary 
commutation of switches. 
In the IGDPS1 case, Eoff has been computed up until vCs 
reaches 95 % of its final steady-state value at the Sm off state, 
due to the lack of enough precision in the current 
measurement. A real value of Eoff higher than those presented 
in Fig. 9 should be expected. 
 
V. CONCLUSION 
In this paper, the performance of a self-powered unipolar 
gate driver supply circuit for power devices has been studied, 
with the aim of analyzing the viability of using such circuits 
in high voltage applications with discrete components. A 
simplified model of the heart of the circuit has been proposed, 
from which simple design guidelines have been provided to 
optimize the overall circuit performance. These design 
guidelines allow a proper component selection that can result 
in significant improvements in the design performance. In 
particular, the performance of the circuit can be significantly 
improved if modular (devices interconnected within a 
module) or integrated circuits are used [5], due to the 
reduction of the equivalent inductance Le to values close to 
the optimum. 
The performance of the circuit is satisfactory if turn-off 
transitions at a moderate speed and current levels are desired. 
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